Abstract
I. BACKGROUND
The Advanced Hydrotest Facility (AHF), a SOGeV proton ring accelerator currently in design at LAN., will be capable of supporting 24 hunches with a center-tocenter bunch spacing of -200ns within a ring having a revolution time of approximately 51s. In order to fully exploit the full potential of this facility, an extraction kickerlpulser system must be capable of .generating a string of pulses at arbitrary times within a total time duration of 100 microseconds or more. The complete AHF requirements for this pulser are listed in Table 1 . ' The full range of desired pulse-train requirements cannot be reasonably met with commonly used pulse-f0rmin.g cables or networks switched with thyratrons. A.20kV pulser recently designed and tested at LLNL for the DARHT kickerlpulser system has demonstrated many of the required capabilities albeit at lower voltage and with a somewhat different pulse format [I] . Before this pulser concept can be adopted for use in AHF. a working prototype that satisfies the ring accelerator pulse parameters for pulse voltage, current, rise-time, and falltime needed to be fabricated and tested. Most of these requirements are established by the duration and spacing of bunches within the ring and a requiremtmt that trajectory of other bunches not be affected by the extraction of a single bunch or group of consecutive bunches. The type of extraction kicker determines other pulse requirements: the current approach uses parallelplate transmission-line kickers driven with kS0kV pulses in a push-pull mode. This kicker type was chosen because it can be designed for a fast rise time and flat impedance over a wide frequency range [2]. [3] . After consideration of various circuit topologies and types of solid-state devices, a variation of the adder configuration used by ARM was selected as the baseline for the kicker modulator and MOSFETs were selected as the solid-state switching device. To minimize development cost for the AHF prototype, the adder design developed for DARHT was scaled to the higher voltage and current required for an AHF kicker. This approach would allow for all the AHF pulse parameters to be evaluated with the exception of the full pulse burst capability and voltage droop during the burst.
DEVICE EVALUATION AND

SELECTION
The process for selecting the MOSFET to be used in this prototype was the same as used for selecting the device used i n the DARHT kicker pulser [I] . The substantially higher current required for the AHF pulser led to the selection of APT10050LVR. a device having a IOOOV maximum drain to source rating, an average current rating of 21A, and a pulsed current rating of 84A. This device is available in a standard TO-247 package from Advanced Power Technology.
During the early testing of MOSFETs, it was apparent that the MOSFET gate drive circuit was also an essential element in achieving the best performance from the *This work performed under the auspices of the U.S. Department of Energy by University of California Lawrence Livermore National Laboratory under contract No. W-7405-Eng-48. 0=1803-75408/02!$17.M)&n002 IEEEindividual devices. The coupling between the drive circuit and the MOSFET had to have very low loop inductance, as the peak drive current required to achieve fast switching performance was on the order of tens of amperes. Even the devices within the gate drive circuit had'to be very fast and have short turn-on and turn-off delay times. An early decision was that each MOSFET would require its own dedicated gate drive. A simplified schematic of the drive circuit is shown in Fig. 1 . The input device of the gate drive has a level shifting TTL input circuit intemally coupled to a MOSFET totem pole output. This circuit drives a fast, high current MOSFET (peak current +20 amperes) totem pole device which drives the gate of the power MOSFET (capacitive load) to turn it on and sinks current from the MOSFET to turn it off, The gate drive circuit components require a dc voltage of -15 volts. 
CIRCUIT TOPOLOGY
In the adder configuration shown in Fig. 2 , the secondary windings of a number of 1:1 pulse transformers are connected in series. Typically, for fast pulse applications, both the primary and secondary winding consists of a single turn to minimize the leakage inductance. In this configuration, the output voltage on the secondary winding is the sum of all the voltages appearing on the primary windings.
In the primary-side circuit, the source impedance of the MOSFET array and the DC capacitor bank must be very low (<<IQ) to be able to provide the total secondary current, any additional current loads in the primary circuit, plus the magnetization current for the transformer core.
The layout for this circuit is critical since it is essential that total loop inductance be minimized. The MOSFETs shown in Fig. 2 have their source lead connected to ground. This is chosen so that all the gate drive circuits are also ground referenced, thereby eliminating the need for floating and isolated power supplies. The pulse power ground and the drive circuit ground have a common point at the MOSFET source connection but otherwise do not share common current paths; thereby reducing switching transients being coupled into the low-level gate drive circuits. Transient protection for the MOSFETs is provided by the series combination of snubber capacitor and diode tightly coupled to the MOSFET. Good performance of the over-voltage circuit requires a low inductance capacitor and a diode with a low forward recovery voltage.
Not shown in the simplified circuit layout is the reset circuit for the magnetic cores. The cores require reset so that they do not saturate during the pulse burst. As the adder operates with a well-defined pulse format, it is not necessary to actively reset the core between pulses. Consequently, a DC reset circuit is used and is implemented by connecting a DC power supply through a large isolation inductor to the ungrounded end of the secondary winding of the adder stack. In the interval between bursts, the reset current will reset and bias the magnetic cores. 
IV. TRANSFORMER DESIGN AND COMPONENT LAYOUT
The adder transformer is designed to look very much like an accelerator cell of a linear induction accelerator with the primary winding totally enclosing the magnetic core (an annealed and Namlite insulated Metigas@ 2605 S I A tape-wound toroid purchased from NationaUArnold). As shown in Fig. 3 , the input drive connection between the transformer primary and ground has sliding contacts that make electrical connections to a printed circuit board (PCB) when the PCB is inserted between the contacts. pulses from a single trigger circuit (also mounted on the MOSFET carrier board) which is connected to an external pulse generator by coaxial cable. A single carrier board plugged into a transformer assembly is show in Figure 4 . A complete prototype kicker adder assembly consisting , .
V. Test Results
The prototype modulator is undergoing extensive testing into resistive loads at LLNL. The modulator has been operated at variable pulse-widths and at burst frequencies exceeding 5 MHz. All data are measurements for the pulser while driving a 5 0 0 load resistance. Fig. 7 and Fig. 8 can be eliminated by physically disconnecting the reset inductor from the adder circuit. Intra-pulse voltage after the last pulse is shown in Fig. 9 . This data indicates -400 volts is measured at the load for approximately 30011s after the last pulse at which time the voltage drops to < 100 volts. 
VI. CONCLUSIONS
A prototype fast kicker pulser based on MOSFET switched adder technology has been designed and tested. MOSFET arrays in a n adder configuration have demonstrated the ability to generate short duration and very fast risetime and falltime high-voltage pulses. This pulser also meets most of the other requirements regarding flattop and intra-pulse voltage ripple. Voltage droop can be addressed by increasing the size of the capacitor banks on the drive boards.
